

FIG. 1

200




Fig. 2. PFD State Diagram

Downloaded from ascelibrary.org by University of California, San Diego on 06/01/15. Copyright ASCE, For All Rights Reserved, No part of this document may be reproduced without written permission from ASCE.




Fig. 3. VCO operation




Fig. 4 Charge-Pump/Filter Model




Fig. 5. Mathematical Representation of the VCO




Fig. 6. PLL Operation




Fig. 7. Model Flowchart




Fig. 8. PLL Filter Voltage






Fig. 9. PLL Output Clock Period




Fig. 10. Bode Plot of Jitter Transfer Function




Fig. 11. Bode Plot of Jitter Transfer Function





Fig. 12. Bode plot of VCO Transfer Function



Effect of Leakage on PLL Filter Voltage

FIGURE 13




Fig. 14. Effect of Charge-Pump Mismatch on PLL Filter Voltage